Building Various Levels of SOC Architecture Exploration Environments: System Level Simulator, Emulator and FPGA Prototype Board

نویسندگان

  • Gi-Ho Park
  • Chang-Hoon Oh
  • Jong Wook Kwak
  • Hyun-Min Kyung
  • Jung-Bin Im
  • Sung Yong Cho
  • WooKyeong Jeong
  • Tae-Jin Kim
  • Sung-Bae Park
چکیده

Gi-Ho Park, Chang-Hoon Oh, Jong Wook Kwak , Hyun-Min Kyung, Jung-Bin Im, Sung Yong Cho, WooKyeong Jeong, Tae-Jin Kim, Sung-Bae Park Processor Architecture Lab, SOC R & D Center, System LSI Division, Semiconductor Business, Samsung Electronics, Yongin-City, Kyeonggi-Do, Korea giho.park, ch.oh, jongwook.kwak, hyunmin.kyung, bin5000.Im, sy77.cho, wk.jeong, taejinkim, [email protected] 1 Requirements for Various SOC Architecture Exploration Environments

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Midas: An FPGA-based Architecture Simulator for Multiprocessors

We present Midas, an economical FPGA-based architecture simulator that allows rapid early design-space exploration of manycore systems. Midas models target-system timing and functionality separately, and it employs hostmultithreading for an efficient FPGA implementation. It is a high-throughput, cycle-accurate full-system simulator, capable of booting real operating systems. The Midas prototype...

متن کامل

FPGA Implementation of JPEG and JPEG2000-Based Dynamic Partial Reconfiguration on SOC for Remote Sensing Satellite On-Board Processing

This paper presents the design procedure and implementation results of a proposed hardware which performs different satellite Image compressions using FPGA Xilinx board. First, the method is described and then VHDL code is written and synthesized by ISE software of Xilinx Company. The results show that it is easy and useful to design, develop and implement the hardware image compressor using ne...

متن کامل

SoC Design Environment with Automated Bus Architecture Generation for Rapid Prototyping with ISS

It is important in SoC design that the design and verification can be done easily and quickly. And RTlevel simulation in verification methods is still necessary. But the usage is limited by its low performance. Therefore we propose a SoC verification environment in which hardware parts are accelerated in FPGA and cores are modeled with ISS. To connect ISS in high abstraction level with emulator...

متن کامل

Emulator Environment Based on an FPGA Prototyping Board

In this paper, we describe an emulator environment based on an FPGA prototyping board. This emulator environment is for functional verification of a multi-media processor we are currently developing and for software development and debugging of its application programs. For these purposes, the emulator environment includes a debugging network and provides virtual wires and some utilities, board...

متن کامل

FPGA-Based Prototyping and Emulation Framework

The FPGA-Based Prototyping and Emulation Framework, which the researchers developed as part of WP8, can be integrated in the early design process of NoC-based MPSoC architectures. The framework was used to emulate the operation of the MPSoCs developed as part of the project (QAM MPSoC, etc...). The framework consists of a cycle-accurate, high-level NoC simulator and a library of synthesizable h...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2007